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Abstract rication throughput is very low. Then, in our previous work,
We have proposed a new three-dimensional (3D) integration we proposed a new 3D integration technology to vertically
technology based on reconfigured wafer-on-wafer bonding tech- stack a number of KGDs in batch where many KGDs are
nique to solve several problems in 3D integration technology using temporarily glued to a wafer using the self-assembly
the conventional wafer-on-wafer bonding technique. 3D LSIs are technique and this wafer is stacked on another wafer with
fabricated by bonding the reconfigured wafers onto the supporting many KGDs [6]. However, in the previous work, the TSVs
Si wafer. The reconfigured wafer consists of many known good and metal microbumps were formed on the chips before we
dies (KGDs) which are arrayed and glued on a holding Si wafer temporarily glued them onto a holding wafer using the
with Si steps by chip self-assembly technique. Therefore, the yield self-assembly technique. In this work, we propose to stack
of the reconfigured wafer can be 100 %. As a result, we can obtain various kinds of KGDs without the TSVs and metal
a high production yield even after bonding many wafers. In addition, microbumps onto the holding Si wafer to form the
it is not necessary in the reconfigured wafer that the chip size has to reconfigured wafer. The TSVs and metal microbumps are
be identical within the wafer. Therefore, we can stack various kinds formed on the reconfigured wafer. We have developed key
of chips with different chip sizes, different materials and different technologies to form W Through-Si-Via (TSV) in the re-
devices in our new 3D integration technology based on the configured wafer to fabricate 3D LSI test chips.
configured-wafer-on-wafer bonding technique (Reconfig. W-on-W
3D technology). We have developed key technologies to form W Reconfig. W-on-W 3D Integration Technology
Through-Si-Via (TSV) in the reconfigured wafer to fabricated 3D We are aiming to achieve an ultimate 3D LSI called a
LSI test chips. We obtained excellent electrical characteristics of super chip as shown in Fig.1 where various kinds of KGDs
W-TSV using the daisy chain in 3D LSI test chip. with different chip sizes, different materials and different
devices are vertically stacked. To achieve such a new super
Introduction chip, we have proposed a new 3D integration technology
Three-dimensional (3D) integration is the most promising based on the reconfigured-wafer-on-wafer bonding technique
technology to achieve a future advanced LSI since not only (Reconfig. W-on-W 3D technology). We can stack KGDs
the packing density can be increased by vertically stacking from different wafers as shown in Fig.2 in Reconfig.
several chips but also the performance can be improved and W-on-W 3D technology. The fabrication process sequence
the power consumption can be reduced by decreasing the for Reconfig. W-on-W 3D technology is schematically
number of long interconnections and increasing the number shown in Fig.3. First, many KGDs are arrayed and glued
of short vertical interconnections. So far we have developed onto the holding Si wafer by the self-assembly technique to
3D integration technology based on wafer-on-wafer bonding form the reconfigured wafer and then the TSVs and metal
method and fabricated several 3D LSI prototype chips such microbumps are formed on this reconfigured wafer (Fig.3
as 3D image sensor chip, 3D shared memory, 3D artificial (2)). Then, this first reconfigured wafer is bonded onto the
retina chip and 3D microprocessor chip [1]-[5]. However, supporting wafer (Fig.3 (3)). After that, the holding wafer is
such a wafer-level 3D integration technology is applicable detached from KGDs by supplying a chemical solution to the
only for stacking of LSI wafers with high production yield interface between the holding wafer and KGD through deep
since the overall yield for 3D chips is given by multiplying trenches formed within the Si steps on the holding wafer
the respective wafer yield by the number of times corre- (Fig.3 (4)). After detaching the first holding wafer, KGDs
sponding to the number of stacked layers. Therefore, in order bonded onto the supporting wafer are thinned from the
to dramatically improve the overall yield for 3D LSI, it is backside to expose the base of TSV and the metal
preferable to stack the known good dies (KGDs). 3D microbumps are formed (Fig.3 (6), (7)). By repeating these
integration technology based on chip-to-chip bonding sequences, we can obtain 3D LSI chips with several chip
method makes it possible to stack KGDs. However, chip-to- layers (Fig.3(10)).
chip bonding method is not always useful because the fab-
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Chip Self-Assembly Technique process shown in Fig. 13. First, the deep trench was formed
To vertically stack a number of KGDs in batch, many through a thick interlayer dielectric with thickness of 7 gm in
KGDs have to be simultaneously picked up from the chip the multilevel metallization as shown in Fig. 14. No side
tray. Then, we developed a special porous ceramic vacuum etching of Si substrate underneath the interlayer dielectric is
chuck as shown in Fig.4. However, we mainly used the observed owing to a sophisticated plasma etching. Figure 15
multichip-pickup tweezers in the chip self-assembly experi- shows SEM cross-sectional view of W-TSV after depositing
ment so that we can trace the self-assembly event in real time 03-TEOS SiO2 film on W formed inside the deep trench. It is
using high speed video camera as shown in Fig.5. Water drop clear from the figure that W film and 03-TEOS SiO2 film are
is formed on the Si step on the holding Si wafer. The Si conformally formed into the deep and thin trench. However,
oxide is formed on the surface of Si step which is hydro- the trench is not completely filled by W film and 03-TEOS
philic. As is clear in the figure, many Si chips are simul- SiO2. Then, we deposited the plasma-TEOS SiO2 film to
taneously self-assembled onto the holding Si wafer within completely fill the trench as shown in Fig.16. Figure 17
0.5 sec. Figure 6 shows the cross-sectional view of a self- shows SEM cross-sectional view of fabricated 3D LSI test
assembly event from a high-speed camera (frame rate: 1000 chip. It is clear in the figure that 3D test chip with W-TSVs
fps). It is also clear from the figure that many chips can be is successfully fabricated on a supporting wafer. Figure 18
simultaneously self-assembled onto the holding Si wafer shows the current-voltage characteristic and resistance
with a very high speed. The hydrophilic properties of Si step measured using W-TSV daisy chain in 3D LSI test chip.
surface on the holding Si wafer has significant influences on Excellent characteristics with via resistance of 0.23 ohm/via
the alignment accuracy in the self-assembly technique. Then, are obtained.
we evaluated the hydrophilic properties of Si step surface on
the holding wafer by the contact angle of water drop formed Conclusions
on it as shown in Fig.7. The Si oxide which is hydrophilic is We have proposed a new three-dimensional (3D)
formed on the Si step surface and hence the contact angle is integration technology based on reconfigured wafer-on-
small when the water volume is small as is clear in the figure wafer bonding technique to solve problems in the conven-
because the water completely covers the Si oxide surface on tional W-on-W 3D integration technology. 3D LSIs are
Si step. More water volume is needed to achieve high fabricated by bonding the reconfigured wafers onto the
alignment accuracy. The contact angle increases as the water supporting Si wafer. The reconfigured wafer consists of
volume increases as shown in Fig.8. However, too much many known good dies (KGDs) which are arrayed and glued
wafer volume results in the deterioration of alignment on a holding Si wafer with Si steps by chip self-assembly
accuracy because the water drop becomes to contact with the technique. We have developed key technologies to form W
hydrophobic area surrounding the hydrophilic area formed Through-Si-Via (TSV) in the reconfigured wafer to fabri-
by the Si oxide. Therefore, the water volume should be cated 3D LSI test chips. We obtained excellent electrical
optimized. Figure 9 shows the distribution of alignment error characteristics of W-TSV using the daisy chain in 3D LSI
at the optimized condition in self-assembling. Very high test chip.
average alignment accuracy of 324 nm was obtained. The Si
chip is glued to the Si step after the evaporation of water References
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